

SA

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8

- 1
- 2

- 1
- 2

- 1
- 2
- 3
- 4
- 5
- 6

- 1
- 2
- 3

- 1
- 2
- 3

- 1
- 2
- 3

1 13. The computer readable media of claim 11 wherein said checkpoints
2 divide said program into code fragments of random lengths.

1 14. The computer readable media of claim 11 wherein said computer
2 readable instructions for running said program on a plurality of low level simulators of
3 said processor in parallel, further comprises computer readable instructions for:
4 loading each of said low level simulators with said program;
5 initializing each of said low level simulators at said corresponding
6 checkpoint with said corresponding state data associated with said corresponding
7 checkpoint; and
8 executing said program on said low level simulator up to a certain
9 point in said program.

1 15. A computer system for validating performance and functionality of
2 a processor, comprising:
3 a first computer programmed with a high level simulator of said processor
4 and configured to run a program;
5 a memory for storing checkpoints and state data at each of said
6 checkpoints; and
7 a plurality of second computers programmed with low level simulators of
8 said processor and configured to run said program in parallel, each of said second
9 computers starting at a different one of said checkpoints with a corresponding state data.

00020" 9201E560
A